Skip to main content

10,000+ Senior Serdes System Validation Engineer jobs in Cupertino, CA

DSP or Serdes RTL Lead Digital Design Engineer

At Cadence -San Jose, CA

Posted on Feb 6

Senior Signal Integrity Engineer (Hardware)

At Palo Alto Networks -Santa Clara, CA

Posted on Mar 19

Wireless System Validation Engineer

At Meta -Sunnyvale, CA

Posted on Mar 2

Senior Robotics Engineer

At EPAM Systems -Cupertino, CA

Posted on Mar 19

Linux Systems Engineer

At Hitachi Energy -Santa Clara, CA

Posted on Nov 14

Sr. Product Marketing Manager

At Cadence -San Jose, CA

Posted on Oct 11

Senior Staff Cloud DevOps Engineer (IoT Security)

At Palo Alto Networks -Santa Clara, CA

Posted on Oct 11

Hardware Systems Engineer, NPI AI

At Meta -Menlo Park, CA

Posted on Jan 25

Senior Machine Learning Engineer

At EPAM Systems -Mountain View, CA

Posted on Jan 31

IP Sales Director

At Cadence -San Jose, CA

Posted on Sep 23

Cloud Security Software Engineer

At Palo Alto Networks -Santa Clara, CA

Posted on Oct 15

Signal Integrity Engineer

At Meta -Menlo Park, CA

Posted on Mar 11

Software Engineering Internship, Emulation (Summer 2025)

At Cadence -San Jose, CA

Posted on Mar 28

Senior Principal Software Engineer (Cloud Native NMS)

At Palo Alto Networks -Santa Clara, CA

Posted on Nov 17

ASIC Engineer, Infra Silicon Lifecycle

At Meta -Sunnyvale, CA

Posted on Oct 17

Cloud Security Software Engineer

At Palo Alto Networks -San Jose, CA

Posted on Oct 15

Hardware Engineer (Accelerator Design)

At Meta -Menlo Park, CA

Posted on Jan 28

Silicon Validation Engineer, Reality Labs

At Meta -Sunnyvale, CA

Posted on Mar 15

ASIC Package Engineer SI/PI

At Meta -Sunnyvale, CA

Posted on Feb 15

ASIC Package Engineer SI/PI

At Meta -Menlo Park, CA

Posted on Feb 15