Skip to main contentA logo with &quat;the muse&quat; in dark blue text.

VLSI Engineer

AT Wipro
Wipro

VLSI Engineer

Nibong Tebal, Malaysia

KEY RESPONSIBILITIES / PREFERRED

EXPERIENCE:

  • As a Physical Design (PD) engineer, you will be working on PD execution spanning from RTL to GDS with focus on Synthesis, Floorplan, Block P&R, Clocking, Constraints, STA signoff and Physical Verification etc. as part of PD team.
  • Implementing RTL to GDS2 flow
  • Handling Floor-plan, Physical Implementation of Power-plan, Synthesis, Placement, CTS, Timing Closure, Routing, Extraction, Physical Verification (DRC & LVS), Crosstalk Analysis, EM/IR, Formal Equivalence
  • Handling different PNR tools - Synopsys Fusion Compiler, ICC2, Design Compiler, PrimeTime, StarRC, Mentor Graphics Calibre, Apache Redhawk, Cadence Genus, Innovus.
  • Tasks to include Full Chip Level Floor planning, Bus / Pin Planning, feed-thru planning, Clock Tree Synthesis, Placement, Optimization, Routing, Parasitic Extraction, Static Timing Analysis, Physical Verification and Sign Off
  • Identify complex technical problems, break them down, summarize multiple possible solutions
  • Drive and hands-on flow development and scripting
  • Experience in automated synthesis and timing driven place and route of RTL blocks for high speed datapath and control logic applications.
  • Experience in automated design flows for clock tree synthesis, clock and power gating techniques, scan stitching, design optimization for improved timing/power/area, and design cycle time reduction.
  • Experience in floorplanning, establishing design methodology, IP integration, checks for logic equivalence, physical/timing/electrical quality, and final signoff for large IP delivery
  • Strong experience with tools for logic synthesis, place and route, timing analysis, and design checks for physical and electrical quality, familiarity with tools for schematics, layout, and circuit/logic simulation
  • Versatility with scripts to automate design flow. Good at scripting, like Python/perl/Tcl/shell
  • Experience in FinFET & Dual Patterning nodes such as 16/14/10/7/5nm
  • Familiar with Unix/Linux environment
  • Good understanding of computer organization/architecture is preferred.
  • Strong analytical/problem solving skills and pronounced attention to details.
VLSI HVL Verification

Want more jobs like this?

Get Software Engineering jobs in Nibong Tebal, Malaysia delivered to your inbox every week.

By signing up, you agree to our Terms of Service & Privacy Policy.
Client-provided location(s): Penang, Malaysia
Job ID: Wipro-3097825
Employment Type: Full Time