Skip to main contentA logo with &quat;the muse&quat; in dark blue text.

Senior Signal and Power Integrity Engineer

AT NVIDIA
NVIDIA

Senior Signal and Power Integrity Engineer

Taipei, Taiwan

We are now looking for a Senior Signal & Power Integrity Engineer. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence.

What you'll be doing:

  • Drive board/system level signal and power integrity requirements
  • Lead board/system SI/PI design activities, including PCB stackup/material selection, design guide implementation, layout review, and post-layout analysis
  • Work closely with Architecture, ASIC, Mixed Signal, Package, and PCB Design teams to design and ensure system SI/PI performance meets expectation before Gerber out, also work closely with Design Validation teams to support SI/PI failure analysis
  • Develop novel algorithms & new methodologies to improve SI/PI modeling efforts
  • Work with Application Engineering teams to support customers w/ SI/PI questions

Want more jobs like this?

Get Software Engineering jobs in Taipei, Taiwan delivered to your inbox every week.

By signing up, you agree to our Terms of Service & Privacy Policy.

What we need to see:

  • MS/BS in EE or equivalent experience
  • 5+ years of experience as a SI/PI engineer
  • Deep understanding of electromagnetics, specifically electromagnetic waves including transmission line theory and via properties
  • Proficient with HFSS, Sigrity, Hspice, and/or other simulation tools
  • Experienced with Cadence Allegro PCB designer and Constraints Manager
  • Understanding of high volume manufacturing variations and impact to channel signal integrity
  • Exposure to lab measurements including VNA & TDR experience
  • Passionate about SI/PI work
  • Good written & verbal interpersonal skills in English

Ways to stand out from the crowd:

  • Exposure to interface timing budgets and system modeling
  • Familiarity with high-speed I/O design concepts including clock generation, transmitter & receiver design, and equalization schemes
  • PDN analyses including model generation and time domain simulation
  • Experience w/ Matlab, Python, and C
  • Exposure to package design

Client-provided location(s): Taipei, Taiwan
Job ID: NVIDIA-JR1980185
Employment Type: Full Time