Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
- 4 years of experience in test engineering or product engineering.
- 2 years of experience with industry-standard tools, languages and methodologies relevant to the development of silicon-based ICs and chips.
- Experience in ATE test development for New Product Introduction (NPI) or High Volume Manufacturing.
- Master's in Electrical Engineering, Computer Engineering, Computer Science, or related field.
- 8 years of experience in test engineering or product engineering.
- Experience with Scan/ATPG testing, Memory Built-In Self Test (MBIST) testing, HSIO ATE testing, or test hardware, including ATE board and socket debugging.
- Familiarity with Automatic Test Equipment (ATE) platforms such as Advantest V93K or Teradyne UltraFlex.
Want more jobs like this?
Get jobs in Taipei, Taiwan delivered to your inbox every week.
About the job
Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
In this role you will help build the Security Operation Centers (SoCs) that power these data centers by developing and deploying comprehensive test solutions with Automatic Test Equipment (ATE) for high volume manufacturing at wafer fabricationss and outsourced semiconductor assembly and tests (OSAT's). This is an opportunity to create silicon and follow it into the field to close the loop back to design and test for the next generations of chips. You will drive ATE manufacturing testing to validate performance and screen bad devices. You will own all aspects of ATE testing, including wafer-sort, Final Test, and Burn-in, and work closely with cross functional teams to ensure the optimal test coverage in production to ensure high quality SoCs.
Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.
Responsibilities
- Develop and implement strategies for high volume manufacturing test of SoC products, including troubleshooting, test coverage optimization, defective parts per million (DPPM) reduction, and power and performance assurance
- Participate in ATE test deployment and optimization for High Volume Manufacturing, working with the NPI product development and test team team, vendors, and HVM product engineering
- Collaborate with cross functional teams across the globe including ATE and SLT Test Engineering, Packaging, Supplier Management and Operations to build, deploy, and maintain a high volume manufacturing screening solution