Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, a related field, or equivalent practical experience.
- Experience with design from micro-architecture through implementation with Verilog/SystemVerilog, or VHDL language.
- Scripting experience.
- Experience with ASIC design methodologies for front quality checks (e.g., Lint, CDC/RDC, Synthesis, design for testing, ATPG/Memory BIST, UPF, and Low Power Optimization/Estimation).
- Experience with chip design flow, physical design, IP integration, DFT.
- Can-do approach and ability to muti-task.
- Excellent communication and facilitation skills.
Want more jobs like this?
Get jobs in Tel Aviv, Israel delivered to your inbox every week.
About the job
Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.
Responsibilities
- Define and implement solutions for complex design, integration and verification problems using in house and external technical solutions or tools. Ensure chip quality by implementing best practices and implementing quality control measures.
- Be involved in project development and convergence with the highest quality, work on issues as they arise through design and implementation.
- Connect between RTL design, physical design, DFT, external IPs andSoC while maintaining project priorities.
- Maintain project infrastructure and stability.