Skip to main contentA logo with &quat;the muse&quat; in dark blue text.

ASIC Design for Testability Engineer, Silicon

AT Google
Google

ASIC Design for Testability Engineer, Silicon

Bangalore, India

Minimum qualifications:

  • Bachelor's degree in Computer Science, Electronics or Electrical Engineering, or equivalent practical experience.
  • 5 years of experience in ASIC design for test including complete silicon life cycle through DFT pattern bring-up on ATE and manufacturing.
  • Experience with ATPG, Low Power designs, BIST, JTAG, IJTAG tools and flow.
  • Experience with DFT EDA tools (e.g., Tessent).
Preferred qualifications:
  • Experience with scripting languages such as as Perl or Python.
  • Experience in DFT for a Complex subsystem with multiple physical partitions.
  • Knowledge of high performance design DFT techniques like SSN, HighBandwidth IJTAG.
  • Understanding of the flows - Design, Verification, DFT and PD Phases in a SOC cycle.
  • Ability to scale DFT, with a focus on minimal area overhead.

Want more jobs like this?

Get jobs in Bangalore, India delivered to your inbox every week.

By signing up, you agree to our Terms of Service & Privacy Policy.

About the job

Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Responsibilities

  • Work with a team of DFT engineers, working with RTL and Physical Designer Engineers.
  • Work on Subsystem level DFT SCAN, Memory Built-In Self-Test (MBIST) Architecture with multiple voltage, power domains.
  • Write basic to complex scripts to automate the DFT flow.
  • Develop tests that can be used for Production in the Automatic Test Equipment (ATE) flow.
  • Communicate and work with multi-disciplined and multi-site teams.

Client-provided location(s): Bengaluru, Karnataka, India
Job ID: Google-137357657898918598
Employment Type: Other

Perks and Benefits

  • Health and Wellness

    • Health Insurance
    • Dental Insurance
    • Vision Insurance
    • Life Insurance
    • Short-Term Disability
    • Long-Term Disability
    • FSA
    • HSA
    • Fitness Subsidies
    • On-Site Gym
    • Mental Health Benefits
    • Health Reimbursement Account
    • HSA With Employer Contribution
  • Parental Benefits

    • Birth Parent or Maternity Leave
    • Non-Birth Parent or Paternity Leave
    • Fertility Benefits
    • Adoption Assistance Program
    • Family Support Resources
    • Adoption Leave
  • Work Flexibility

    • Hybrid Work Opportunities
  • Office Life and Perks

    • Commuter Benefits Program
    • Casual Dress
    • Pet-friendly Office
    • Snacks
    • Some Meals Provided
    • On-Site Cafeteria
  • Vacation and Time Off

    • Paid Vacation
    • Paid Holidays
    • Personal/Sick Days
    • Leave of Absence
    • Volunteer Time Off
  • Financial and Retirement

    • 401(K) With Company Matching
    • Company Equity
    • Performance Bonus
    • Financial Counseling
  • Professional Development

    • Tuition Reimbursement
    • Internship Program
    • Learning and Development Stipend
  • Diversity and Inclusion

    • Employee Resource Groups (ERG)

Company Videos

Hear directly from employees about what it is like to work at Google.