Skip to main contentA logo with &quat;the muse&quat; in dark blue text.

Senior ARM RTL Design - Architect

AT Cadence
Cadence

Senior ARM RTL Design - Architect

Austin, TX

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Cadence Solutions (North America) team is looking for an experienced RTL designer to contribute to architecture and design for next generation SoCs targeting Hyper-Scalar, Automotive, IoT and Mil-Aero markets.

Position presents a learning and growth opportunity for candidate to develop into an architect (System) in the future.

Responsibilities:

  • CPU IP selection/configuration/integration for ARM and/or RISCV CPU and System IP
  • Design IP selection/configuration/integration for Memory and/or Interface IP (PCIe, Ethernet, USB and other)
  • Digital design and IP creation/ownership from High Level Arch Specification
  • Create detailed Micro-architecture specification, work closely with the architect
  • Understanding of performance measurement and refinement. Ability to work with verification/validation team to create performance verification plan
  • RTL development
  • Support Verification teams. Support test bench development, review verification and vPlans. Provide timely specification clarifications and debug support
  • Physical design deliverables. Create functional timing constraints, synthesize RTL to ensure power and area targets are met and constraints are correct
  • Plan development schedule in detail and track deliverables to ensure timely IP delivery to all consumers
  • Work with multi-disciplinary teams to ensure design block/IP success for all target specifications in Silicon

Want more jobs like this?

Get Software Engineering jobs in Austin, TX delivered to your inbox every week.

By signing up, you agree to our Terms of Service & Privacy Policy.

Qualifications:

10+ years of Front End design and/or verification.with a BS/MS Engineering or Computer Sciences

Rich experience in IP creation and/or SoC and IP (CPU, Memory, Interface) integration

Expert in RTL design (Verilog), simulators debuggers

Hands on Experience in Synthesis, SDC creation and support PD and STA teams.

Hands on experience on CDC/RDC setup, cleanup and ownership.

Experience in C/C++ and/or Python (or scripting language)

Experience in driving results in multi-disciplinary organization

Desirable:

A Self-motivated person with good communication and design management skills

Experience with Cadence front end toolset

#LI-MA1

We're doing work that matters. Help us solve what others can't.

Client-provided location(s): Austin, TX, USA
Job ID: Cadence-R46006
Employment Type: Full Time

Perks and Benefits

  • Health and Wellness

    • Dental Insurance
    • Vision Insurance
    • Life Insurance
    • Short-Term Disability
    • Long-Term Disability
    • FSA
    • HSA With Employer Contribution
    • Fitness Subsidies
    • On-Site Gym
    • Mental Health Benefits
    • Virtual Fitness Classes
    • Health Insurance
  • Parental Benefits

    • Birth Parent or Maternity Leave
    • Non-Birth Parent or Paternity Leave
    • Fertility Benefits
    • Adoption Assistance Program
    • Family Support Resources
    • Adoption Leave
  • Work Flexibility

    • Flexible Work Hours
    • Hybrid Work Opportunities
  • Office Life and Perks

    • Casual Dress
    • On-Site Cafeteria
    • Holiday Events
  • Vacation and Time Off

    • Paid Vacation
    • Unlimited Paid Time Off
    • Paid Holidays
    • Personal/Sick Days
    • Leave of Absence
    • Volunteer Time Off
  • Financial and Retirement

    • 401(K) With Company Matching
    • Stock Purchase Program
    • Performance Bonus
    • Financial Counseling
  • Professional Development

    • Tuition Reimbursement
    • Promote From Within
    • Mentor Program
    • Access to Online Courses
    • Internship Program
    • Leadership Training Program