At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Cadence Design Systems is looking for a highly motivated engineer to be part of the Modus R&D team, with a focus on validating and supporting Design-for-test (DFT) technologies. Candidate must have 2+ years of experience in DFT/ATPG/ASIC Design flows and knowledge of RTL Verilog/VHDL coding styles, Synthesis. This position requires excellent communication skills (written and oral) to interface with Product Engineers (PEs) and R&D and will occasionally also involve direct customer support responsibilities. Will work on complex problems that require innovative thinking, debugging customer reported problems and collaboration with R&D to propose out-of-box solutions with emphasis on robustness, PPA and scalability.
Want more jobs like this?
Get jobs in Noida, India delivered to your inbox every week.
Role Responsibility
Work as a DFT Product Validation Engineer on insertion and validation of DFT technologies such as 1500 Wrapper, Compression, RTL DFT, Low Pin Count Test, Hierarchical Test, LBIST etc. using Cadence Synthesis tool Genus and ATPG using Cadence Test tool Modus on in-house and customer designs.
Create testplans for verification of new features and execute them by creating new test cases requiring application of Design & DFT skills; Report bugs/enhancements in tool.
Collaborate with R&D and Product Engineering teams to review feature specifications, testplans & customer issues.
Debug issues reported by customers and suggest/implement measures to plug the gaps.
Position Requirements
B.E/B.Tech with 2+ years or M.E/MTech in Electronics/Electrical of experience
Strong in Digital electronics, Verilog
Good understanding of DFT techniques and methodologies
Familiarity with Test standards like 1149.1, 1500, 1687 is a plus
Experience with Cadence Test or other Test tools is preferred
Modus is a DFT (Design for Testability) software tool from Cadence used by leading chip design companies during DFT synthesis & ATPG (Automatic Test Pattern Generation) phase of chip design
We're doing work that matters. Help us solve what others can't.