Summary
Posted: Nov 5, 2024
Role Number:200577602
At Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for a results-oriented and outstandingly hardworking Timing Design Engineer. As a member of our multifaceted group, you will have the outstanding and phenomenal opportunity to craft upcoming products that will delight and encourage millions of Apple's customers every day. In this role, you will be at the center of a PHY design effort collaborating with architecture, CAD, logic design teams, with a critical impact on delivering outstanding PHY designs. You will be directly involved in timing closure and/or physical designs of outstanding PHY design.
Want more jobs like this?
Get jobs in Austin, TX delivered to your inbox every week.
Description
As an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC design in terms of timing. Key responsibilities include timing sign-off, STA and sign-off flow development, ownership of IP and block level timing constraints both for regular and custom timing requirements from synthesis to sign-off to achieve sign-off quality timing constraints. You will closely interact with RTL designer to understand design intent and clock structure, with CAD to understand and develop flow, and with Physical design team to close and sign-off timing. You will also come up with ideas and plans to verify your own timing constraints. You will innovate timing constraints and flow to facilitate timing closure and any potential pessimism or fall outs in timing analysis.
- BS degree in technical discipline with minimum 10 years of meaningful experience.
Preferred Qualifications
- This position requires thorough knowledge of the ASIC design timing closure flow and methodology.
- The ideal candidate will have at least 5+ years of experience in writing ASIC timing constraints and timing closure, expertise in STA tools (Primetime) and flow, knowledge of timing corners/modes, process variations and signal integrity related issues, hands on experience in timing/SDC constraints generation and management, proficient in scripting languages (Tcl and Perl), Familiarity with synthesis, DFT and backend related methodology and tools.
- Strong communication skills are a pre-requisite as the candidate will interface with a lot of different groups.
- The ideal candidate will be a self starter and highly motivated to be successful at Apple.
Education & Experience
Additional Requirements
More
- Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.